STL instruction and memory observers
up vote
0
down vote
favorite
Does STL instruction ensures that all observers will observe load/stores which placed in program order before STL instruction, I mean does it work as DMB?
arm arm64 memory-barriers
asked Nov 8 at 12:50
scopichmu
387
add a comment |
up vote
0
down vote
favorite
Does STL instruction ensures that all observers will observe load/stores which placed in program order before STL instruction, I mean does it work as DMB?
arm arm64 memory-barriers
asked Nov 8 at 12:50
scopichmu
387
Looks like STL doesn't work as DMB since it is single-copy atomic instruction.
– scopichmu
Nov 8 at 13:21
add a comment |
up vote
0
down vote
favorite
up vote
0
down vote
favorite
Does STL instruction ensures that all observers will observe load/stores which placed in program order before STL instruction, I mean does it work as DMB?
arm arm64 memory-barriers
asked Nov 8 at 12:50
scopichmu
387
Does STL instruction ensures that all observers will observe load/stores which placed in program order before STL instruction, I mean does it work as DMB?
arm arm64 memory-barriers
arm arm64 memory-barriers
asked Nov 8 at 12:50
scopichmu
387
asked Nov 8 at 12:50
scopichmu
387
edited Nov 8 at 13:00
asked Nov 8 at 12:50
scopichmu
387
asked Nov 8 at 12:50
scopichmu
387
asked Nov 8 at 12:50
scopichmu
387
387
Looks like STL doesn't work as DMB since it is single-copy atomic instruction.
– scopichmu
Nov 8 at 13:21
add a comment |
Looks like STL doesn't work as DMB since it is single-copy atomic instruction.
– scopichmu
Nov 8 at 13:21
Looks like STL doesn't work as DMB since it is single-copy atomic instruction.
– scopichmu
Nov 8 at 13:21
Looks like STL doesn't work as DMB since it is single-copy atomic instruction.
– scopichmu
Nov 8 at 13:21
add a comment |
1 Answer
1
active
oldest
votes
up vote
0
down vote
From my reading, it performs a store, then a store-store barrier on the share-ability domain encoded by the pte of the store address. It seems an improvement to free the program from having to know which domain a given address corresponds to, or needlessly using the outermost (slowest) barrier.
answered yesterday
mevets
1,662513
add a comment |
1 Answer
1
active
oldest
votes
1 Answer
1
active
oldest
votes
active
oldest
votes
active
oldest
votes
up vote
0
down vote
From my reading, it performs a store, then a store-store barrier on the share-ability domain encoded by the pte of the store address. It seems an improvement to free the program from having to know which domain a given address corresponds to, or needlessly using the outermost (slowest) barrier.
answered yesterday
mevets
1,662513
add a comment |
up vote
0
down vote
From my reading, it performs a store, then a store-store barrier on the share-ability domain encoded by the pte of the store address. It seems an improvement to free the program from having to know which domain a given address corresponds to, or needlessly using the outermost (slowest) barrier.
answered yesterday
mevets
1,662513
add a comment |
up vote
0
down vote
up vote
0
down vote
From my reading, it performs a store, then a store-store barrier on the share-ability domain encoded by the pte of the store address. It seems an improvement to free the program from having to know which domain a given address corresponds to, or needlessly using the outermost (slowest) barrier.
answered yesterday
mevets
1,662513
From my reading, it performs a store, then a store-store barrier on the share-ability domain encoded by the pte of the store address. It seems an improvement to free the program from having to know which domain a given address corresponds to, or needlessly using the outermost (slowest) barrier.
answered yesterday
mevets
1,662513
answered yesterday
mevets
1,662513
answered yesterday
mevets
1,662513
answered yesterday
mevets
1,662513
1,662513
add a comment |
add a comment |
Sign up or log in
StackExchange.ready(function ()
StackExchange.helpers.onClickDraftSave('#login-link');
);
Sign up using Google
Sign up using Facebook
Sign up using Email and Password
Post as a guest
StackExchange.ready(
function ()
StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2fstackoverflow.com%2fquestions%2f53208118%2fstl-instruction-and-memory-observers%23new-answer', 'question_page');
);
Post as a guest
Sign up or log in
StackExchange.ready(function ()
StackExchange.helpers.onClickDraftSave('#login-link');
);
Sign up using Google
Sign up using Facebook
Sign up using Email and Password
Post as a guest
Sign up or log in
StackExchange.ready(function ()
StackExchange.helpers.onClickDraftSave('#login-link');
);
Sign up using Google
Sign up using Facebook
Sign up using Email and Password
Post as a guest
Sign up or log in
StackExchange.ready(function ()
StackExchange.helpers.onClickDraftSave('#login-link');
);
Sign up using Google
Sign up using Facebook
Sign up using Email and Password
Sign up using Google
Sign up using Facebook
Sign up using Email and Password
Looks like STL doesn't work as DMB since it is single-copy atomic instruction.
– scopichmu
Nov 8 at 13:21